JPS6326418B2 - - Google Patents

Info

Publication number
JPS6326418B2
JPS6326418B2 JP59020140A JP2014084A JPS6326418B2 JP S6326418 B2 JPS6326418 B2 JP S6326418B2 JP 59020140 A JP59020140 A JP 59020140A JP 2014084 A JP2014084 A JP 2014084A JP S6326418 B2 JPS6326418 B2 JP S6326418B2
Authority
JP
Japan
Prior art keywords
address
bits
decoder
permutation
replacement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59020140A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6024659A (ja
Inventor
Shin Shankaa
Paru Shin Uijendora
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6024659A publication Critical patent/JPS6024659A/ja
Publication of JPS6326418B2 publication Critical patent/JPS6326418B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP59020140A 1983-03-24 1984-02-08 アドレス置換回路 Granted JPS6024659A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/478,594 US4534029A (en) 1983-03-24 1983-03-24 Fault alignment control system and circuits
US478594 1983-03-24

Publications (2)

Publication Number Publication Date
JPS6024659A JPS6024659A (ja) 1985-02-07
JPS6326418B2 true JPS6326418B2 (en]) 1988-05-30

Family

ID=23900556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59020140A Granted JPS6024659A (ja) 1983-03-24 1984-02-08 アドレス置換回路

Country Status (4)

Country Link
US (1) US4534029A (en])
EP (1) EP0120371B1 (en])
JP (1) JPS6024659A (en])
DE (1) DE3484542D1 (en])

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5067105A (en) * 1987-11-16 1991-11-19 International Business Machines Corporation System and method for automatically configuring translation of logical addresses to a physical memory address in a computer memory system
US5809043A (en) * 1996-10-08 1998-09-15 Ericsson Inc. Method and apparatus for decoding block codes
WO1999064953A1 (en) * 1998-06-08 1999-12-16 Intel Corporation Redundant form address decoder for cache system storing aligned data
US6341327B1 (en) 1998-08-13 2002-01-22 Intel Corporation Content addressable memory addressable by redundant form input
US6172933B1 (en) 1998-09-04 2001-01-09 Intel Corporation Redundant form address decoder for memory system
US6678836B2 (en) 2001-01-19 2004-01-13 Honeywell International, Inc. Simple fault tolerance for memory
FR2854747A1 (fr) * 2003-05-09 2004-11-12 St Microelectronics Sa Dispositif et procede d'addition-comparaison-selection- ajustement dans un decodeur

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3812336A (en) * 1972-12-18 1974-05-21 Ibm Dynamic address translation scheme using orthogonal squares
JPS5721799B2 (en]) * 1975-02-01 1982-05-10
US4051354A (en) * 1975-07-03 1977-09-27 Texas Instruments Incorporated Fault-tolerant cell addressable array
US4047163A (en) * 1975-07-03 1977-09-06 Texas Instruments Incorporated Fault-tolerant cell addressable array
US4191996A (en) * 1977-07-22 1980-03-04 Chesley Gilman D Self-configurable computer and memory system
JPS5562594A (en) * 1978-10-30 1980-05-12 Fujitsu Ltd Memory device using defective memory element
US4355376A (en) * 1980-09-30 1982-10-19 Burroughs Corporation Apparatus and method for utilizing partially defective memory devices
US4441170A (en) * 1980-09-30 1984-04-03 Intel Corporation Memory redundancy apparatus for single chip memories
US4389715A (en) * 1980-10-06 1983-06-21 Inmos Corporation Redundancy scheme for a dynamic RAM
US4450559A (en) * 1981-12-24 1984-05-22 International Business Machines Corporation Memory system with selective assignment of spare locations
US4459685A (en) * 1982-03-03 1984-07-10 Inmos Corporation Redundancy system for high speed, wide-word semiconductor memories
US4489403A (en) * 1982-05-24 1984-12-18 International Business Machines Corporation Fault alignment control system and circuits

Also Published As

Publication number Publication date
JPS6024659A (ja) 1985-02-07
EP0120371B1 (en) 1991-05-08
US4534029A (en) 1985-08-06
EP0120371A2 (en) 1984-10-03
EP0120371A3 (en) 1988-03-16
DE3484542D1 (de) 1991-06-13

Similar Documents

Publication Publication Date Title
US4335458A (en) Memory incorporating error detection and correction
EP0694845A1 (en) Low-latency memory indexing method and structure
US5966389A (en) Flexible ECC/parity bit architecture
US20030105945A1 (en) Methods and apparatus for a bit rake instruction
US5136588A (en) Interleaving method and apparatus
JPS58123253A (ja) エラ−訂正装置
US5751740A (en) Error detection and correction system for use with address translation memory controller
US4939733A (en) Syndrome generator for Hamming code and method for generating syndrome for Hamming code
US4296468A (en) Address conversion unit for data processing system
JPS6061848A (ja) メモリシステム
EP0095028B1 (en) Fault alignment control system and circuits
EP0006480A1 (en) Method and apparatus for generating error locating and parity check bytes
JPS6326418B2 (en])
US4130880A (en) Data storage system for addressing data stored in adjacent word locations
US4128872A (en) High speed data shifter array
US3218612A (en) Data transfer system
JP5617776B2 (ja) メモリ回路，メモリ装置及びメモリデータの誤り訂正方法
US4519079A (en) Error correction method and apparatus
JPH0413735B2 (en])
US5671238A (en) Method and circuitry for generating r-bit parallel CRC code for an l-bit data source
US5710731A (en) Combined adder and decoder digital circuit
EP0584864B1 (en) A hardware-efficient method and device for encoding BCH codes and in particular Reed-Solomon codes
US6131179A (en) Reed-Solomon decoding device
JPS6043742A (ja) 可変長デ−タ読出し回路
RU2037271C1 (ru) Устройство для коррекции ошибок